

[illegible]

5

U.S. Provisional Application No. 60/184,192, filed on 22 February 2000, and
entitled “Method and Apparatus for Wafer and Device Level Testing for an RSL Logic
Device,” and

U.S. Provisional Application No. 60/234,647, filed on 22 September 2000, and entitled “Memory Tester Architecture.”